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Abstract—This paper addresses the generation of accurate
and efficient macromodels of high-speed input/output buffers.
The proposed modeling approach extends the state-of-the-art
methods that are currently available, yielding to a modular
and scalable tool for model generation. The modeling procedure
applies to both single-ended and differential devices, possibly
exhibiting a rich dynamical behavior due to large supply fluctu-
ations or internal voltage regulators. The models are defined
by the combination of static surfaces described via compact
tensor approximations and linear dynamical state-space relations
generated using a robust time-domain vector fitting algorithm.
A simple and effective solution is adopted to account for the
overclocking operation of output buffer models as well. The
feasibility and strength of the proposed method are demonstrated
using real devices and complex application test-cases for signal
and power integrity co-simulations.
I. INTRODUCTION
The amount of data being transferred across different com-
ponents of the latest computing platforms is continuously
growing. High-speed wired communication interfaces have
been constantly improving over the last years, increasing trans-
mission data-rate, minimizing pin-count and reducing power
consumption; this is particularly true in mobile platforms
(cellular phones, smart-phones, tablets, etc.), where more spe-
cialized communication protocols have been recently designed
for a further optimization of power efficiency and prevention
of Electromagnetic Interference (EMI). These interfaces can
support different speeds and voltage levels, adjusted accord-
ing to the target application (communication to other chips,
cameras, displays, batteries, transceivers, etc.). The high-level
of integration in state-of-the-art Printed Circuit Boards (PCB),
Packages, Systems-on-a-Package (SiP) and Systems-on-Chip
(SoC), combined with the inevitable presence of resistive,
inductive and capacitive parasitic components of the intercon-
nection structures, often leads to severe system performance
degradation.
Signal and Power Integrity simulations are required to study
the impact of interconnection non-idealities on communication
reliability (electrical levels, signal distortions, power-supply
fluctuations, Bit-Error-Rate (BER), etc.). Macromodel-based
simulations appear to be the only viable approach to deal
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with the complexity of such analyses: transmitter and receiver
circuits (I/Os), usually described by detailed transistor-level
netlists, are substituted with accurate and efficient equivalent
representations; simulations run much faster, accuracy is guar-
anteed and system-level verification coverage can be extended.
However, I/O macromodeling has become more and more
a challenging task: the increasing communication speed (up
to 10Gbps) and the reduction of signal amplitudes require
outstanding model accuracy; furthermore, several detrimental
effects can be induced by supply-voltage fluctuations, origi-
nated by the combination of power distribution network (PDN)
non-idealities and I/O dynamic current consumption.
Nowadays, the standard approach for I/O buffer modeling is
offered by the Input/Output Buffer Information Specification
(IBIS) [1]. IBIS suggests simplified circuit equivalents of typ-
ical buffer structures and provides detailed guidelines for the
collection of relevant device features via a ready-to-use extrac-
tion procedure (e.g., the static characteristics of the output port
current, the equivalent capacitance of the silicon die, ...). This
specification has been massively used for generating buffer
models and it has been continuously updated with additional
features and enhancements, becoming a de-facto standard. In
spite of the widely recognized importance and diffusion of
IBIS, some specific features of modern I/O devices cannot
be accurately reproduced; mostly, the inaccuracies appear to
be related with the power supply currents and the dynamic
dependence of I/O and supply voltages on circuit behavior.
In literature, other approaches that complement IBIS and
provide improved model accuracy with reasonable efficiency
are available [2], [3], [4], [5], [6]. However, all these ap-
proaches do not offer a conclusive reliable framework that
accommodates for both single ended and differential tech-
nologies, and providing a robust modeling procedure that
guarantees an adequate level of accuracy for high-performance
devices in complex simulation scenarios.
Enhanced model structures have been recently proposed,
based on custom solutions aimed at providing improved model
accuracy, accounting for temperature or supply variations,
and to support overclocking [7], [8]. Inspired by the IBIS
philosophy, these approaches suggest to modify specific blocks
that demand for refinements, but still show critical issues.
Mainly, in [7], the proposed modeling efforts are limited to
the output port current only, hence preventing the use of the
models for SI/PI co-simulations in which an extreme accuracy
at output and supply port models is required. In [8], a gray-
2box procedure is adopted: internal nodes of the transistor-
level descriptions of the modeled devices must be extracted
and suitably driven. Hence, this procedure is non-general
and intrusive, requiring intimate knowledge of internal device
descriptions. As an example, in order to prevent any further
attempt of separating device blocks, in several design examples
and in post-layout netlists the pre-driver and the driver stages
are melt together, thus making a gray-box approach unfeasible.
This paper suggests a more general and modular modeling
alternative that is able to meet all the behavioral requirements,
and that requires the observation of only external device port
responses. The model structure is defined by either single-
or two-piece representations, that combine multivariate static
surfaces and linear dynamical state-space subsystems. The
static parts are conveniently approximated by compressed
tensor approximations, thus facilitating their SPICE equivalent
synthesis that can run in any commercial circuit simulation
tool. The dynamical parts are identified using robust time-
domain vector fitting algorithms. Overclocking operation is
supported and handled by imitating the behavior of the real
switching mechanism of output buffers via a simple yet reli-
able solution. Once implemented, the models offer remarkable
accuracy and good efficiency figures.
Section II outlines the key features of the current state-
of-the-art modeling approaches, mainly discussing accuracy
limitations shared the different methods. Section III introduces
the proposed model structure and its basic building blocks.
Details on the compact representations adopted for the ap-
proximation of the multivariate surfaces is provided in Sec. IV.
Section V summarizes the step-by-step procedure for model
generation; Sec. VI discusses the validity of the proposed
method, demonstrated with practical examples that use real
I/O buffers in complex application test-cases. Final remarks
and conclusions are given in Sec. VII.
II. STATE-OF-THE ART MACROMODELS
For the sake of conciseness, the discussion is based on a
generic single-ended transceiver topology shown in Fig. 1. All
the comments and remarks are however general and applicable
to other devices like differential transceivers or having multiple
supply terminals.
In the above scheme, the block labeled as “I/O” represents
a typical buffer structure consisting of a number of cascaded
inverter gates, aimed at decoupling the internal logic part (here
identified by the signal vin) to the external interconnect. This
structure interacts with its environment through the I/O and
supply terminals via the port variables (v, i) and (vdd, idd),
respectively. When the transceiver operates in driver mode,
the input signal vin(t) comes into play and behaves as a
digital (binary) control signal for the output stage, triggering
rising and falling state transition events. In addition, due to the
inherent decoupling feature of buffer circuits, small dynamical
variations of vin (or iin) implies only negligible variations on
the other variables (e.g., v and i). Furthermore, in SI/PI co-
simulations, the input pin is usually driven by an ideal voltage
source that mimics a transmitted bit-stream using a trapezoidal
waveform. The above observations indicate that any attempt
to model the input port in a more detailed way would just
increase model complexity, reduce efficiency, and would not
provide any significant benefit in the resulting SI/PI simulation
accuracy.
− −
+vdd(t)
+vin(t) +
v(t)
idd(t)
i(t)
I/O
Fig. 1: Generic single-ended I/O buffer with its relevant port
electrical variables.
Summarizing, for both input and output buffers, a macro-
model is any relation mimicking the nonlinear dynamic be-
havior of the port currents i(t) and idd(t) as functions of the
port voltages:{
i(t) = f(v, vdd, vin;D)
idd(t) = fdd(v, vdd, vin;D)
(1)
where f and fdd are single- or multi-piece relations either
defined by simplified equivalent circuits or black-box math-
ematical models and D denotes the time derivative operator
that possibly applies to all the involved variables. The above
admittance-like relation is appropriate under the assumption
of a voltage-controlled device operation.
A. Model structure
Most of the state-of-the-art approaches, including IBIS [1],
Mpilog [2] and others [3], [5], [6] suggest a two-piece structure
for the macromodeling of output buffers, that for the current
at output and supply ports writes:
i(t) = wH(t, vdd)fH(v, vdd;D) +
+ wL(t, vdd)fL(v, vdd;D)
idd(t) = wH(t, vdd)fdd,H(v, vdd;D) +
+ wL(t, vdd)fdd,L(v, vdd;D) + δi(t, vdd)
(2)
where wν are weighting signals playing the role of the
unmeasurable input voltage vin, fν and fdd,ν are nonlinear
dynamical submodels defined by either simplified circuits or
parametric relations, and accounting for the device operation
in the fixed high (ν = H) or low (ν = L) logic states. In the
expression of the supply current idd, the additive term δi(t)
accounts for the crowbar current drawn by the supply terminal
during state switching that does not contribute to the output
current i.
The rationale of the above two-piece representation resides
in the inherent digital nature of output buffers, that most of
the time operate in a fixed logic state. This simplification
facilitates the estimation of model parameters from the ob-
servation of the external port transient responses only and has
3been successfully used in real application scenarios, yielding
accurate and efficient models (e.g., [9]).
Specifically, the parameters defining the submodels fν are
computed applying fitting techniques to a suitable set of
output port voltage and current responses, obtained when
the device is forced in the fixed ν = {H,L} logic states.
Once fν are completely identified, the weighting coefficients
wν are computed via linear inversion of (2) from a set of
switching voltage v(t) and current i(t) waveforms recorded
during low-to-high and high-to-low state transition events.
As an example, Fig. 2 provides a graphical illustration of
the complete weighting signal wH(t) needed to reproduce
arbitrary bit streams (‘0101’ in the figure) via a suitable
concatenation of the basic up (↑) and down (↓) weighting
signals, respectively.
t
wH(t)
1
0
wH↑(τ ) wH↓(τ )
‘0’ ‘1’ ‘0’ ‘1’
τ
0 τmax
τ
0 τmax
T (bit time)
Fig. 2: Schematic illustration of the juxtaposition in time of the
basic up (wH↑(τ)) and down (wH↓(τ)) weighting functions for
the generation of the complete signal wH(t) accounting for a
generic bit pattern (‘0101’ in the figure).
Some efforts have been spent to replace the two-piece
representation (2) with a single piece model including vin(t)
explicitly (e.g., see [4]), and on the application of general
purpose neural networks techniques. However, even if some
good and promising results have been obtained, these model-
ing approaches still have delicate aspects that require special
care and expert users; the methods are not easily scalable
to a higher number of ports, and a SPICE synthesis of the
corresponding model equations is non-trivial. Furthermore, the
accuracy of the models heavily depends on the definition of
excitation stimuli, potentially leading to spurious dynamics. As
a final remark, it is important to notice that, in all the state-
of-the-art approaches, input buffers are simply modeled via
single-piece relation (e.g., equation (2) with wH = 1, wL = 0
and fH = fL).
B. IBIS and Mpilog basics
Without loss of generality, the discussion below is based
on the complementary approaches IBIS and Mpilog, with the
aim of highlighting the main features and limitations of the
different modeling tools.
IBIS suggests a topological buffer modeling in which the
basic building block refers to the behavior of a CMOS
inverter [1]. Suitable modifications have been introduced to
represent other features or device technologies. For the output
port of single-ended devices, the two-piece structure (2) is
used, where fν are suitable approximations of the multivariate
static characteristic Fν(v, vdd) of the buffer in the fixed state
ν = {H,L}. Specifically,
fν(v, vdd) = kν(vdd) · Fν(v, VDD), (3)
where the actual two-dimensional mapping F is computed at
the nominal supply voltage value VDD, and where kν(vdd)
are tabular coefficients that modulate the effects of the vdd
variable on the static output currents [1]. The above equation
separates the static effects of the two voltage variables v and
vdd and provides a simple viable solution that requires two
curves only, thus simplifying the implementation of the above
block into any commercial electronic design automation tool
(e.g., via an equivalent SPICE-like interpretation).
As an example, Fig. 3 shows the reference and the predicted
static surfaces of the output port current of an example test
case forced in the high output state. The example considered
in this first comparison is a single-ended output buffer im-
plemented in a leading-edge silicon CMOS technology and
operating with nominal supply voltage VDD = 1.2 V. The
figure clearly highlights the differences between the real and
the approximated characteristics via (3), and justifies the static
errors that possibly arise when both the output and the power
supply voltage vary.
As far as the dynamical effects are considered, IBIS assumes
a simple linear derivative term Ccompdv/dt that comple-
ments (2) and that accounts for the dominant capacitive effect
of the I/O pin. In addition, for state switching, the weighting
coefficients wH(t) and wL(t) in (2) are computed for a
fixed power supply value. Both the two assumptions above
(i.e., a capacitor only for the dynamical effects and weighing
functions at nominal supply voltage) unavoidably lead to
inaccuracies of the model responses, that will be illustrated
on a more realistic example in the next section.
The Mpilog methodology adopts a similar but more general
modeling strategy, where the main difference with respect to
IBIS mainly arises from a different definition of the submodels
fν that do not assume a specific, i.e., rigid, structure [2].
System identification tools and general purpose parametric
relations (such as sigmoidal- or radial-based models) have
been successfully used to automatically take into account
the simultaneous effects of both output and supply voltage
variations [9]. The weighting coefficients wν are computed for
the nominal value of the power supply as done in IBIS, and
the effects of static supply variation is modeled by means of
additional delays on the transition events with the information
stored in look-up tables.
C. Performance and limitations
In order to stress the performance and limitations of the
selected state-of-the-art models, the same example buffer of
the previous section is here revisited. The device is supplied by
either an ideal battery or a realistic power distribution network,
and its output is connected to an ideal 50Ω-transmission line
(500 ps delay), terminated with a 2.5pF capacitor load. This
scenario represents an hypothetical single-line memory link in-
terconnection for low-power applications. Figure 4 focuses on
4Fig. 3: Two-dimensional output static characteristic: transistor-
level response (reference) and predicted surface via (3) in IBIS
(top panel); absolute error surface (bottom panel).
the ideal supply case, where the device performs a logic-state
transition a ‘010’; the reference transistor level response is
compared with the predictions obtained using IBIS models;
Figure 5 reports the same comparison done with Mpilog [2]
models. The top and the bottom panels report, respectively, the
near-end output voltage and the supply current, obtained using
different static supply voltage values, i.e., 90%, 100% and
110% of the nominal VDD, respectively. The curves highlight
the impact of static supply voltage variations on output and
supply-current, both in terms of attenuation/amplification and
transition delays; Mpilog models demonstrate an improved
behavior compared to IBIS, but the accuracy of both the
representations appears unsatisfactory.
As a second and more interesting test, Fig. 6 shows the
reference and the model responses when a non-ideal supply
is used. The above comparison clearly stresses the lack of
accuracy of both the IBIS and the Mpilog models.
Also, even if Mpilog models offer a better prediction, the
specific assumptions on the model structures discussed in
the previous section and that are in part shared by the two
approaches unavoidably lead to spurious dynamics. Mainly,
the rough approximations of the multivariate buffer static
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Fig. 4: Output port voltage response v(t) (top panel) and
supply-current profile idd(t) (bottom panel) of the example
output buffer supplied with an ideal voltage source that as-
sumes 90% (blue), 100% (black), 110% (red) of the nominal
VDD (1.2 V). The buffer produces a ‘010’ bit pattern on a
transmission line load terminated by a CL = 2.5 pF capacitor.
Solid lines: reference; dashed curves: IBIS.
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Fig. 5: Output port voltage response v(t) (top panel) and
supply-current profile idd(t) (bottom panel) of the example
output buffer supplied with an ideal voltage source that as-
sumes 90% (blue), 100% (black), 110% (red) of the nominal
VDD (1.2 V). The buffer produces a ‘010’ bit pattern on a
transmission line load terminated by a CL = 2.5 pF capacitor.
Solid lines: reference; dashed curves: Mpilog [2].
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Fig. 6: Output port voltage response of the example output
buffer supplied by a real power distribution network. Solid
black lines: reference; solid blue curves: IBIS; dashed green
curves: Mpilog [2].
characteristics and the possible limitations in the inclusion
of the power supply effects on both the state switching
and the dynamical submodels at fixed state do not allow to
mimic the buffer behavior accurately, demanding for model
enhancements.
It is important to notice that [7] proposes a recent approach
that partially addresses the aforementioned issues and provides
improved accuracy. The model enhancements are focused on
the static characterization of the output port current via system
identification toolboxes and full multivariate representations in
place of (3). However, other critical key aspects like dynamic
supply-current and supply-voltage dynamic dependency have
not been addressed yet and still need to be carefully taken into
account in order to yield accurate models for reliable model-
based SI/PI co-simulations.
III. ENHANCED MACROMODELS
This section proposes a model generalization aimed at
overcoming the main limitations outlined in the previous
section, i.e., the need of multivariate approximation of device
static characteristics, the inclusion of the vdd variable in
the weighting coefficients, and the modeling of the possible
simultaneous dynamical effects of the port variables v and vdd
on the buffer behavior.
The same two-piece representation (2) is used, where the
submodels fν(v, vdd;D), ν = H,L are split into the sum of
static and dynamic parts,
fν(v, vdd;D) = Fν(v, vdd) + gν(v, vdd,D)
fdd,ν(v, vdd;D) = Fdd,ν(v, vdd) + gdd,ν(v, vdd,D)
+ δi(t, vdd)
(4)
1) Multivariate Surfaces approximations. Compact multi-
variate approximations are used to model the effects of
additional variables (as vdd) on both the static char-
acteristics Fν and the weighting functions wν , either
for the output and supply port models. The latter also
includes the crowbar term δi, that is handled similarly.
It is important to notice that multivariate mappings have
already been used for the static parts only in [7]. The
above solution, however, leads to models that still exhibit
inaccuracies in reproducing the rich dynamical behavior
of the port currents and the very complex influences
of vdd on switching characteristics. A major accuracy
improvement is in fact provided by the explicit inclusion
of the vdd variable into the transient functions wν(t)
and δi(t). As an example, according to Fig. 2, the basic
up/down weighting functions and the crowbar current
profile can be readily computed for different static power
supply values and can be considered as multivariate
surfaces that depend on the timebase τ (defined below)
and vdd variables (see Fig. 8 and 9).
2) Rational-based dynamical models. Rational approxima-
tions are used to mimic the dynamical behavior of the
buffer in the fixed logic state (i.e., , the terms gν in
(4), here assumed to be LTI submodels). Among the
large number of linear system identification methods,
we adopt here the Time-Domain Vector Fitting (TD-
VF) algorithm [14]. The main advantages offered by
this method are its robustness and its ability to handle
stiff systems, with poles having different orders of
magnitude. This is a specific feature of many of the
systems under consideration, as low-voltage differential
transceivers with internal voltage regulator. The TD-VF
identification algorithm processes a set of device stimuli
and responses uniformly sampled over time. Therefore
models gν are formulated in discrete-time tk = k∆t,
such that their output at a given time step tk can be
computed based on their past samples, as well as present
and past input samples. It is important to remark that the
use of linear rational models is adopted based on the
analysis of a number of current application devices. For
those devices, the residual non-linearity in the dynamical
part of the response is negligible; linear rational models
appear to be the best compromise to generate accurate
models while using a well-defined and robust estimation
procedure. However, the proposed modeling flow is
general and if needed linear relations can be suitably
replaced by non-linear parametric models estimated via
standard system identification techniques [16], [17].
As an additional feature, the proposed model of output
buffers suggests a simple yet effective mechanism to account
for possible overclocked device operation; for overclocked
device operation we intend the use of the model with an
input bit pattern having a toggling period smaller than that
maximum duration of up/down switching profiles and crowbar
current signature. According to the concatenation scheme
of Fig. 2, the values of up /down weighting functions are
obtained via an internally-generated timebase variable τ(t).
If a transition event occurs before the completion of the
previous event (as highlighted by the blue box in Fig. 7), the
τ variable is realigned to either the 0 or τmax values and the
observation of the weighting function for that specific event
starts again from the beginning. This solution can be easily
implemented a simple analog circuit in any SPICE engine
or coded using basic keywords of most diffused hardware
6description languages (e.g., VHDL-AMS or Verilog-A).
t
τ
τmax
0
Bits: ‘0’ ‘1’ ‘1’ ‘0’ ‘1’ ‘0’ ‘0’
wH↑(τ) wH↓(τmax − τ)
wH↑ wH↓
τmax (>T )
0 T 2T 3T 4T 5T 6T
Incomplete
switching events
Fig. 7: Mechanism used in the proposed models to generate the
complete weighting signals (wH(t) in this example) account-
ing for incomplete switching events arising from overclocked
device operation. The above scheme shows the timebase τ(t)
used to drive either the basic up or down weighting coefficients
wH↑(τ), wH↓(τ).
IV. SURFACE CHARACTERIZATION VIA TENSOR
COMPRESSION
As outlined in the previous Section, a key aspect of the
proposed modeling approach is the approximation of the
device static characteristics and weighting functions by means
of suitable multivariate compact representations. A number
of alternative approximations have been proposed in the past,
based on radial or sigmoidal basis functions, global or piece-
wise polynomials, or even more complex structures belonging
to the class of neural networks. All these approaches, however,
share the same limitations arising from the application of
general nonlinear optimization methods, leading to possible
inaccuracies and/or involving a large number of model com-
ponents. We adopt here the alternative yet effective solution
recently proposed in [10], based on the construction of em-
pirical basis functions obtained from a set of “measurements”
collected from reference transistor-level SPICE simulations.
This approach is general and robust. In addition, it offers
intrinsic compression capabilities, since a minimal number of
basis functions is obtained via standard Singular Value Decom-
position (SVD) or its higher-dimensional tensor generalization.
What is even more important, the SPICE implementation of
the model turns to be very efficient and achieved via standard
voltage controlled sources.
A. Problem statement
Any of the aforementioned multivariate surfaces can be
described in abstract notation as a multivariate map
y = F (x), (5)
where the input vector x = (x1, . . . , xN )T collects all port
(output and supply) voltages, as well as additional parameters.
An accurate behavioral macromodel should capture the varia-
tion of the output variables y with respect to all components
xn. To this end, standard characterization approaches perform
a set of DC simulations, by computing the static response
of the device by fixing each of the independent variables
xn = Xjn with jn = 1, . . . , Jn and n = 1, . . . , N . The result
is a multidimensional tensor Y with elements
Yj1,...,jN = F (Xj1 , . . . , XjN ) (6)
with N being the order, and Jn being the dimension (num-
ber of components) along the n-th mode or direction. The
complexity of the resulting dataset, which includes |Y | =∏N
n=1 Jn independent data points, must be reduced in order
to obtain a tractable model.
Standard macromodeling approaches compute a parametric
representation of Y , e.g., as a superposition of some multivari-
ate basis functions, through some fitting process. Such an ap-
proach is however hardly scalable to orders N larger than 2 or
3 at most, due to a curse of dimensionality. The approach that
we pursue in this paper is aimed at a dimensionality reduction
of the tensor Y , by seeking an approximate representation that
compresses the data-set before proceeding to any subsequent
parametric identification and/or approximation. The process is
described for the case N = 2 in Sec. IV-B and extended to
the general case in Sec. IV-C.
B. The two-dimensional case
This scenario applies, e.g., to the case of a single-ended
driver with a single power supply. In such case, the two
independent variables are the output voltage x1 = v and the
supply voltage x2 = vdd. A double DC sweep leads to a
tensor data-set with order N = 2, which is nothing else than
a matrix Y ∈ RJ1×J2 , with elements Yj1,j2 . A well-known
result in linear algebra states that the optimal approximation
of Y with a matrix Y¯ having fixed rank ρ is provided by the
truncated Singular Value Decomposition (SVD)
Y ≈ Y¯ = U1ΣUT2 , (7)
where Σ = diag{σ1, . . . , σρ} collects the largest ρ singular
values. The columns un,`n with `n = 1, . . . , ρ of the two
(orthogonal) matrices Un ∈ RJn×ρ for n = 1, 2 collect
the corresponding singular vectors. The above approximation
minimizes the induced 2-norm of the residual ‖Y¯−Y‖2 and
is therefore optimal [11].
C. The general case
Here, we discuss how to generalize the SVD-based approx-
imation (7) to a generic higher order N > 2. We start by
rewriting (7) in the more abstract form
Y ≈ Y¯ = Σ×1 U1 ×2 U2, (8)
where the operator ×n performs matrix multiplication along
the n-th direction (here, n = 1 for rows and n = 2 for
columns). The generalization of (8) to approximate a given
tensor Y with order N > 2 is straightforward [12], [13], as
7Y ≈ Y¯ = S ×1 U1 ×2 U2 · · · ×N UN (9)
where the orthogonal matrices Un ∈ RJn×ρn for n =
1, . . . , N multiply the core tensor S ∈ Rρ1×ρ2···×ρN along the
n-th direction. Note that, differently from (8), the core tensor
S is in general full and can be characterized by a different size
ρn along each direction. The columns un,`n of each matrix Un
can be interpreted as an orthogonal basis of the subspace that
approximates the collection all vectors obtained by freezing
all indexes of Y except along the n-th direction (also called
n-th mode fibers). The component-wise expansion of (9) reads
Y¯j1,j2,...,jN =
ρ1∑
`1=1
ρ2∑
`2=1
· · ·
ρN∑
`N=1
S`1,`2,...,`N
(U1)j1,`1(U2)j2,`2 . . . (UN )jN ,`N (10)
This expression shows that the original tensor Y is represented
by a much smaller tensor S with |S| = ∏Nn=1 ρn, plus a
collection of N basis sets, each having ρn vector elements.
An effective data compression is achieved if ρn  Jn for
each direction n. The quality of the approximation can be
measured by the Frobenius norm, defined as
‖Y¯ −Y‖2F =
∑
j1,...,jn
|Y¯j1,j2,...,jN − Yj1,j2,...,jN |2 (11)
The computation of (9) is here performed according to an
Alternating Least Squares (ALS) algorithm [12], which refines
an initial estimate of the matrices Un by iterative re-projection
of the original tensor along the subspaces available from
previous iterations.
D. Static model construction
Once the approximation (9) is available, the components
of Un are combined with the corresponding input parameter
values to construct a collection of one-dimensional data-sets
Ωn,`n = {[Xjn , (Un)jn,`n ], jn = 1, . . . , Jn}, with one data-
set for each n = 1, . . . , N and `n = 1, . . . , ρn. A corre-
sponding parametric submodel ϕn,`n(xn) is obtained through
a piecewise linear interpolation process applied to Ωn,`n , and
the approximation to the original map (5) is constructed as
y ≈
ρ1∑
`1=1
· · ·
ρN∑
`N=1
S`1,...,`Nϕ1,`1(x1) . . . ϕN,`N (xN ). (12)
This result is an approximation based on one-dimensional sub-
models, assembled through a multidimensional tensor product,
with coefficients available from the core tensor S. Due to
the limited number of such coefficients, an equivalent circuit
implementation of (12) becomes viable through behavioral
voltage-controlled current sources.
E. Complexity
As far as the compactness is concerned, Tab. I collects
the total number of points defining the original surfaces
shown in Fig. 3, 8 and 9 and the corresponding SVD-based
approximations. Specifically, for the latter case, the number
of entries of Σ, U1 and U2 matrices in (7) is reported.
Furthermore, the fourth column of the table includes the
information on the ratio between the above two numbers, and
provides a compact information about the residual reduced
complexity of the proposed SVD-based approximations. The
proposed algorithm works as follows: (i) the raw data defining
the surface (i.e., matrix Y) is pre-processed via a decimation
algorithm that selects a smaller set of points generating a
piece-wise approximation of the original surface with a given
accuracy; (ii) the piece-wise approximation of the previous
step feeds the method of Sec. IV-B. In both the two steps
above, the relative accuracy selected during the modeling
process is such to guarantee a given maximum relative error
(e.g., 10−3) across the entire surface. Summarizing, Tab. I
highlights an overall saving on the number of original points,
whose impact significantly contributes to accelerate the model-
based simulations.
TABLE I: Complexity of the proposed SVD approximation
obtained using a maximum relative approximation error of
10−3.
Surface # original points # SVD points complexity (%)
Fig. 3 2500 189 8.0
Fig. 8 74988 2475 3.3
Fig. 9 74988 12456 16.6
V. MODELING PROCESS
The key steps of the proposed modeling procedure are
summarized below. The discussion takes as reference single-
ended devices, but similar concepts are applicable to differen-
tial drivers as well, with the addition of a further dimension
introduced by the presence of the complementary output pin.
1) Fig. 10 (a) shows the setup required to collect the data for
the static characteristic identification. The output and supply
pin of the device-under-modeling (DUM) are connected to
independent .DC sources, V and Vdd respectively, whose
values are swept within suitable ranges, [Vmin, ..., Vmax] and
[VDDmin, ..., VDDmax] respectively. The sweep is repeated
forcing a logic-low and a logic-high input state to the DUM.
For each sweep point and each input logic-state, the current
through output and supply ports are recorded, resulting in four
current surfaces Iν(V, Vdd) and Idd,ν(V, Vdd). These current
surfaces are properly stored in four matrices, Yν ,Ydd,ν ∈
RN×M , where N and M are respectively the number of
swept voltage values at output and supply ports. Each matrix
is then approximated using the SVD process reported in
Sec. IV. For example, for input logic-state ν = {H,L},
the SVD approximation of the 3D output static characteristic
Yν(V, Vdd) writes:
8Yν(V, Vdd) ∼= Y¯ν(V, Vdd) =
ρ∑
n=1
σνnϕ
ν
n(V )ψ
ν
n(Vdd). (13)
The order ρ of the SVD approximation is defined for each
surface in order to guarantee a target relative error constraint.
2) Fig. 10 (b) shows the setup required to collect the data
for the rational approximation of the dynamic part via TD-VF
algorithm. Multi-level noisy time-domain stimuli signals are
defined for output and supply ports. These stimuli are applied
to the DUM for both H and L input state. The resulting
currents at output and supply ports are then recorded for
the computation of their dynamical models. For example, for
input logic state ν = {H,L}, the output port TD-VF model
gν(v, vdd,D) is obtained from yν = iν − Fν(v, vdd), where
iν is the current response to the voltage stimuli v and vdd,
while Fν corresponds to the static output current contribution.
Models gν and gdd,ν in (4) are expressed as multiple-input
single-output (MISO) state-space representations{
x(tk) = Aνx(tk−1) +Bνu(tk−1)
yˆν(tk) = Cνx(tk) +Dνu(tk)
(14)
for ν = {H,L} and u = [v, vdd]T . For state-of-the-art I/O-
buffers, very good fittings are obtained with a reduced order
(up to 3 or 4); the model generation process automatically
tunes the required numbers of poles in order to guarantee
specific target accuracy values.
3) Fig. 10 (c) shows the setup required to collect the data
for the switching function calculation. A digital waveform
‘010’ is applied at the input pin of the DUM, supplied
with a voltage Vdd and connected to an output load Zi. This
test is repeated using N values of Vdd linearly spaced in the
range [VDDmin, ..., VDDmax], once for three different loads
Zi = [ZA, ZB , ZC ]. For this set of three loads Zi at each
supply voltage Vdd, output voltages and currents are recorded
and processed to calculate weighting functions wν(Vdd, t) by
solving the following system in least squares senseiA(Vdd, t)iB(Vdd, t)
iC(Vdd, t)
 =
fH(vA(t), Vdd) fL(vA(t), Vdd)fH(vB(t), Vdd) fL(vB(t), Vdd)
fH(vC(t), Vdd) fL(vC(t), Vdd)

·
[
wH(Vdd, t)
wL(Vdd, t)
]
(15)
Repeating this process for every Vdd value, 3D switching
characteristics wν(vdd, t) are obtained. Each surface can be
then approximated using the SVD process in Sec. IV, subse-
quently used for the SPICE/Verilog-A equivalent synthesis.
As an example, for the second single-ended output buffer
introduced in Sec. VI, Fig. 8 shows the 3D surface representing
the weighting coefficient wH(t, vdd) for a ‘01’ (rising) event.
4) The crowbar supply-current component and its supply
dependency can be calculated by re-using the results from
the setup in Fig. 10 (c); since this current component is
independent from the load, any of the results out of the three
load configurations A, B or C can be used. For each supply
0 0.5 1 1.5
1
1.2
1.4
−0.2
0
0.2
0.4
0.6
0.8
1
1.2
t ns
w
u H
vdd V
Fig. 8: 3D surface representing the weighting coefficient
wH(t, vdd) for a ‘01’ (rising) event.
voltage Vdd, selecting e.g. Zi = ZC , we can write the crowbar
supply current δi(t, Vdd) as:
δi(t, Vdd) = idd,C(t, Vdd)
− fdd,H(vC(t), Vdd) · wH(t, Vdd)
− fdd,L(vC(t), Vdd) · wL(t, Vdd).
(16)
Repeating this calculation for each Vdd point, 3D crowbar
supply-current characteristic δi(t, vdd) is calculated. As for the
weighting functions, also this 3D-surface can be approximated
using the SVD process in Sec. IV, subsequently implemented
in SPICE or Verilog-A. Considering once again the device
addressed by Fig. 8, a sample surface of the pre-driver/crowbar
supply-current δi(t, vdd) for a ‘01’ (rising) event is depicted
in Fig. 9.
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Fig. 9: 3D surface representing pre-driver/crowbar supply-
current profile δi(t, vdd) for a ‘01’ (rising) event.
The time required to complete the model generation depends
on the number of points used in the nested .DC sweeps and in
the number of Vdd points selected; in general, the simulation
run-time required for DUM characterization increases with
the complexity of the transistor-level netlist description of
9the DUM (e.g., including or not post-layout including RC-
parasitics). For practical cases, the simulation run-time re-
quired for the modeling process ranges from minutes to a few
hours with commercial SPICE solvers running on a worksta-
tion, depending on size and complexity of DUMs transistor-
level netlist. Such simulation run-times are reasonable and
should only be performed once for each DUM. Simulation
data collection and post-processing (SVD, weighting functions
calculations, etc.) requires only a few minutes on a generic
laptop.
VI. APPLICATIONS
The effectiveness of the proposed macromodeling method-
ology is demonstrated on several examples from real state-
of-the-art I/O-buffer and SI&PI simulations. Circuits are im-
plemented on leading-edge CMOS technology, while the in-
terconnection parasitics used in SI&PI scenarios are extracted
from real Package/PCB for mobile platforms.
A. Single-ended test cases
In order to verify the improvement provided by the en-
hanced Mpilog model class (labeled eMpilog in the following)
the single-ended I/O-buffer introduced in Sec. II-C has been
modeled and the validation test with the buffer driven by
the ‘010’ pattern and supplied with different static voltage
values has been repeated (see Fig. 5). The proposed models
are obtained using a maximum relative static approximation
error of 10−3. Fig. 11 depicts the responses obtained with
the eMpilog model (either with its SPICE or Verilog-A imple-
mentation) and clearly highlights the accuracy improvement
provided by eMpilog.
A second commercial device for a high-speed low-power
memory interface has been selected to stress the eMpilog mod-
eling procedure with a more compelling benchmark. As a first
validation test, the case presented in Sec. II-C with the power-
supply port of the driver connected to a real power delivery
network has been considered. Fig. 12 and its zoomed extract
in Fig. 13 illustrate the outstanding accuracy of the derived
eMpilog macromodel in reproducing DUM’s supply current
idd and output voltage v, with a significant improvement with
respect to the corresponding IBIS responses. Figure 14 also
shows the response of the former Mpilog model [2], thus
confirming the benefits of the proposed enhancements.
As a second validation, a more complex SI&PI simulation
has been performed using realistic interconnection parasitics
on both signals and supply. Several instances of the driver
are simultaneously switching and transmitting different bit-
patterns. In Fig. 15, the responses of the eMpilog macromodels
are again compared with the corresponding ones obtained us-
ing DUM’s transistor-level netlist and IBIS models, confirming
an outstanding accuracy.
B. Performance assessment
In order to provide a clearer picture on model performance,
Table II quantifies model accuracy and efficiency as a function
of three different maximum relative errors used in the approx-
imation of eMpilog static surfaces (see the first column of the
table). The identification testbench in Fig. 10(b) is considered
in this comparison. The example device of Sec. VI-A is kept
in the fixed high logic state and its output and supply ports
are driven by multi-level time-domain stimuli. The second and
third columns of Table II collect the root mean square errors
(RMSE) computed from the difference between reference and
model responses of the output and supply currents. The last
column includes the CPU time required for the simulation of
the different models. As expected, the numbers in the table
confirm an improved model accuracy together with lower
approximation errors and an unavoidable decrease of model
efficiency.
In order to better understand the impact of the static
approximation errors on dynamic model response, Fig. 16
shows the visual comparison between the reference and the
aforementioned predicted supply current idd(t). In the top
panel, the black curve corresponds to the reference transistor-
level response. The other curves in the top and bottom panels
are obtained using the eMpilog models generated with a maxi-
mum relative error in the static approximations of, respectively,
10−1 (dashed red line), 5 · 10−2 (dotted blue line) and 10−3
(dashed green line).
TABLE II: Model performance (second example of Sec. VI-A)
for three different accuracies used in the approximation of the
eMpilog static surfaces.
Maximum RMSE i RMSE idd CPU time
rel. error (µA) (µA) (.TRAN, SPICE)
10−1 219 213 7 s
5 · 10−2 36 66 18 s
10−3 32 34 1 min 21 s
As a final cross-comparison, Table III provides a summary
of model performance for the second test case of Sec. VI-A:
accuracy and efficiency of both IBIS and eMpilog models
are reported. This comparison highlights the excellent perfor-
mance (with user-controlled accuracy) of the proposed models,
thus confirming that the eMpilog approach offers a very
effective and promising alternative for SI/PI co-simulations.
The eMpilog models are implemented into SPICE via either the
classical interpretation of model equations in terms of standard
circuit elements or as a Verilog-A metalanguage description.
The latter yield simulation times that are comparable with IBIS
(i.e., 0.67 s vs 0.25 s), notwithstanding the obvious accuracy
improvement. In any case, even for the classical circuit-based
implementation, the speed-up appears to be good enough for
enabling an accurate analysis of complex design scenarios. In
addition, we remark that the overhead required by the eMpilog
model generation according to the procedure described in
Sec. V is negligible and it is comparable to the time required
to generate IBIS models. The modeling procedure is carried
out once and it is independent from the accuracy chosen for
the the surface approximations.
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Fig. 10: Testbenches used for the collection of device responses required for the model generation.
TABLE III: Accuracy and efficiency of the models involved in the cross-comparison of Fig. 13
Device Model Maximum RMSE CPU time CPU time
rel. error (mA) (.TRAN, SPICE) (.TRAN, Verilog-A)
Transistor-level – – ∼2 h –
IBIS – 2.68 0.25 s –
eMpilog
10−1 0.56 16 s 0.49 s
5 · 10−2 0.44 1 min 43 s 0.54 s
10−3 0.37 5 min 2 s 0.67 s
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Fig. 11: Output port voltage response v(t) (top panel) and
supply-current profile idd(t) (bottom panel) of the example
output buffer supplied with an ideal voltage source that as-
sumes 90% (blue), 100% (black), 110% (red) of the nominal
VDD (1.2 V). The buffer produces a ‘010’ bit pattern on a
transmission line load terminated by a CL = 2.5 pF capacitor.
Solid lines: reference; dashed curves: eMpilog.
C. Differential test case
The eMpilog macromodeling is here applied to a CMOS
low-power high-speed voltage-mode differential I/O-buffer;
this particular class of transceivers is commonly used in mod-
ern low-power differential serial links for mobile platforms
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Fig. 12: Single-ended example: output port voltage and supply
port voltage and current responses of the example driver con-
nected to a distributed interconnect and supplied by a realistic
power distribution network. Solid black lines: reference; solid
blue curves: IBIS, dashed green curves: eMpilog.
[15]. The low-power voltage-mode topology is characterized
by the presence of an internal voltage regulator (LDO): this
device provides a programmable supply-voltage to the output
stage, resulting in tunable output swing and common-mode
voltage levels. The internal LDO introduces rich dynamical
components on output currents, consisting of both faster and
slower time constants. The faster dynamics are related to
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Fig. 13: Single ended test case: close up view of the responses
of Fig. 12.
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Fig. 14: Single ended test case: close up view of the reference
responses of Fig. 12 compared to the prediction obtained via
the former Mpilog model [2].
the parasitic capacitance of the output pins, while the slower
dynamics are the result of feedback regulation mechanisms
at LDO’s output voltage, affected by bounces due to output
switching activity. Thanks to the excellent fitting capabilities
of the TD-VF algorithm, such complex dynamical responses
can be correctly reproduced by eMpilog models (see Fig. 17).
A comparative signal integrity simulation has been per-
formed by connecting DUM’s transistor-level netlist, IBIS and
eMpilog models (SPICE and Verilog-A implementations) to a
differential channel, extracted from a PCB design of a tablet,
terminated with a differential 100Ω resistor and 1.5pF single-
ended capacitance; data-rate is fixed to 3Gbps. Fig. 18-19
report, respectively, the far-end single-ended components of
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Fig. 15: Single-ended example: result of a second validation
test involving the simultaneous switching activity of more
drivers connected to a distributed interconnect and supplied
by a common realistic power distribution network.
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Fig. 16: Supply port current response of the second example
device in Sec. VI-A as resulting from the identification setup of
Fig. 10b (top panel) and its corresponding relative approxima-
tion error computed form the difference between the reference
and the model responses (bottom panel). See text for details.
the differential signals (VFE,P/N ), and the far-end common-
mode voltage VFE,CM = 0.5 · (VFE,P + VFE,N ).
Single-ended signals clearly show the impact of LDO output
bouncing on signal distortions and jitter. Models belonging
to the eMpilog class show a superior accuracy compared to
IBIS models, whose simplistic output capacitive approxima-
tion appears to be inadequate. LDO-induced slower dynamics
on output signals are clearly visible on the far-end common-
mode voltage: this phenomenon cannot be reproduced by IBIS
models, while it appears to be well approximated by using
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Fig. 17: Dynamic output-port current model for a differential
driver with internal voltage regulator
64.5 65 65.5 66
0.05
0.1
0.15
t ns
v
F
E
,P
,
v
F
E
,N
V
 
 
Reference eMpilog IBIS
Fig. 18: Far-end single-ended output signals (VFE,P/N ) of
a differential low-power voltage-mode driver with internal
voltage regulator: Reference, eMpilog and IBIS responses.
eMpilog macromodels.
VII. CONCLUSIONS
This paper presented a systematic methodology for the
generation of accurate and efficient Mpilog macromodels of
advanced high-speed input/output buffers. Main state-of-the-
art macromodeling techniques have been presented, and their
limitations have been discussed and proven with example
testcases. Innovative improvements have been applied to the
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Fig. 19: Far-end common-mode voltage VFE,CM : Reference
(black), eMpilog (top panel, green), IBIS (bottom panel, or-
ange) responses.
classic Mpilog macromodel structure, resulting in outstanding
accuracy in reproducing device voltage and currents at both
input/output and supply ports. Multivariate surfaces have been
described via compact tensor approximations to reproduce
static characteristics, weighting functions and supply-current
profiles with their dependency on supply voltage; linear dy-
namical state-space relations are fitted and modeled using a
robust time-domain vector fitting algorithm. The feasibility
and the strength of the eMpilog macromodeling framework
have been demonstrated using real industrial CMOS devices,
both single-ended and differential, in complex application
test-cases for system-level Signal and Power Integrity co-
simulations.
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